

09/674864





Fig. 1 Prior Art

09/674864



201

Fig. 2

FOUO 19842960

09/674864

Figure 1 DCM Block Diagram




Fig. 3





Fig. 4

09/674864




321

Fig. 5

09/674864 "FIG. 5" 1999-04-29

09/674864

09674864-030001



11(i)
= 19.6

09/674864

Company Confidential
Preliminary Draft

Data Flow in the DCP 1 15

Figure 2—DCP 1 Receive Thread of Execution Flowchart




Fig 7

09674864-033001

09/674864

Figure 3 DCP-1 Transmit Execution Thread Flowchart




Fig. 8

09674864-13242960

09/674868

OWN 935	LS:LO 937	Busy 941
------------	--------------	-------------

635


BTAG 933			
OFFSET 931			
AV 929	NR 927	ENV 925	OWN 921
SDPST 915	EOP 927	BCTL ST 919	
Length 911			
Buffer Pool No 909			
DMEM OWN ADDR 907			
Tx Recv Addr. 905			
Rx Recv Addr. 903			
DMEM Byte Addr 901			

} RxCBCTL 913

633


Fig. 9

09674868-033001



09/67804

FIG. 11



1013

Fig. 11

F




Fig. 12



Fig. 13

09/674864

Company Confidential
Preliminary Draft

CP Instruction Memory 29

CP Instruction Memory

Each channel shares access to a 16kB IMEM among a cluster of four adjacent CPs as shown in Figure 7. The IMEM is configured as four sub-arrays, with each CP in the cluster given access to the arrays, one per cycle, in fixed round-robin order. With this simple interleaved scheme, the four adjacent RCs can access this memory at nearly full bandwidth.

When adjacent channels are configured to handle similar communication protocols, the large shared memory can contain both channel-specific code and cluster-shared code such as exception routines.

At initialization time, the 16kB array can be divided so that each CP gets a dedicated 4kB sub-array. This array allocation removes all CP contention for IMEM (but also removes the opportunity to share code among CPs). The memory configuration options result in roughly the CPRC performance shown in Table 6-1 for non-blocking code. The *optimized* column means that the compiler has placed code such that the branch target address bits <3:2> equal the branch fall through address bits <3:2>. CPRC instruction references outside of the shared local memory space are not supported.

Table 3 Channel RISC Core Instruction Execution Efficiency

IPC	IPC optimized	CP IMEM configuration
.85	.90	4 CPs sharing 16kB
.95	N/A	each CP accessing a single 4kB sub-array

Figure 7 Local and Shared Memory in a Channel Cluster




Fig. 14

509

09674864

09/674864





Fig. 15

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99



16
5/1
L

09/674864





Fig. 17

09/674864

FIG. 18





Fig. 18

09/674864

Figure 12 Two DCP-1 Application



When more than two DCP-1s are required in a system, a switching fabric is utilized. The switching solution has two or more FP-type ports and provides a mechanism for switching cell- or packet-based data from one DCP-1 to another. An homogenous, multi-DCP-1 application is shown in Figure 13.

Figure 13 Multiple DCPs with Switching Fabric




Fig. 19

09/67486d

Figure 14 Heterogeneous DCP-1 Switching Application






Fig. 20

0967486d-0300

09/674864





09/674864



09674864-0300

09/674864

09674864-030001



Message
Context
Registers
2319

09/674864






Fig. 25

09/674864

Table 1. Demographic characteristics of the study population	
Age (years)	
18-24	100
25-34	100
35-44	100
45-54	100
55-64	100
65-74	100
75-84	100
85-94	100
95-104	100
105-114	100
115-124	100
125-134	100
135-144	100
145-154	100
155-164	100
165-174	100
175-184	100
185-194	100
195-204	100
205-214	100
215-224	100
225-234	100
235-244	100
245-254	100
255-264	100
265-274	100
275-284	100
285-294	100
295-304	100
305-314	100
315-324	100
325-334	100
335-344	100
345-354	100
355-364	100
365-374	100
375-384	100
385-394	100
395-404	100
405-414	100
415-424	100
425-434	100
435-444	100
445-454	100
455-464	100
465-474	100
475-484	100
485-494	100
495-504	100
505-514	100
515-524	100
525-534	100
535-544	100
545-554	100
555-564	100
565-574	100
575-584	100
585-594	100
595-604	100
605-614	100
615-624	100
625-634	100
635-644	100
645-654	100
655-664	100
665-674	100
675-684	100
685-694	100
695-704	100
705-714	100
715-724	100
725-734	100
735-744	100
745-754	100
755-764	100
765-774	100
775-784	100
785-794	100
795-804	100
805-814	100
815-824	100
825-834	100
835-844	100
845-854	100
855-864	100
865-874	100
875-884	100
885-894	100
895-904	100
905-914	100
915-924	100
925-934	100
935-944	100
945-954	100
955-964	100
965-974	100
975-984	100
985-994	100
995-1004	100
1005-1014	100
1015-1024	100
1025-1034	100
1035-1044	100
1045-1054	100
1055-1064	100
1065-1074	100
1075-1084	100
1085-1094	100
1095-1104	100
1105-1114	100
1115-1124	100
1125-1134	100
1135-1144	100
1145-1154	100
1155-1164	100
1165-1174	100
1175-1184	100
1185-1194	100
1195-1204	100
1205-1214	100
1215-1224	100
1225-1234	100
1235-1244	100
1245-1254	100
1255-1264	100
1265-1274	100
1275-1284	100
1285-1294	100
1295-1304	100
1305-1314	100
1315-1324	100
1325-1334	100
1335-1344	100
1345-1354	100
1355-1364	100
1365-1374	100
1375-1384	100




09/674864

[illegible]

Fcg. 27

09/674864




Ring bus message 2801

09674864-033001

Fig. 28

09/674864




2901

Fig. 29

29/47



09/674864




Queue Inst. Addr. 3001




Configure Queue Write Data 3013



Unicast Enqueue Data



Unicast dequeue data



Multicast Enqueue Inst. Addr. 3031




Multicast Enqueue Data
30/47

2913


Fig. 30

09674864-033001



09/674864


Unicast Queue 215(i)



Unicast Queue 215(j)

Fig. 32

09/674864



User #, QueueingLevel# 3309




Fig. 33

09674864-03001

09/67/864






Fig. 34

09/674864



Memory External Interface 3501



Scheduler External Interface 3507
35/47

Fig. 35

FIG. 35

09/674864

Pins 3601
Direction 3603

513	3605	Clk	1	DCP	->	SCHED	
	3607	D_Flow_Ctrl	3	DCP	->	SCHED	
	3609	S_Flow_Ctrl	1	DCP	<-	SCHED	; If = 0, the Scheduler can ; accept at least one descriptor.
	3611	Xfer_Rqst	1	DCP	<-	SCHED	; If = 1, the Scheduler has at ; least one descriptor to transfer.
	3613	Xfer_Ctrl	2	DCP	->	SCHED	
3511		Command Data	16	DCP	<->	SCHED	
		Cmd_Parity	1	DCP	<->	SCHED	
3509		Descript Data	32	DCP	<->	SCHED	
		Data_Parity	1	DCP	<->	SCHED	
		Total	58				

3507

First Command Code 3615


111111
5432109876543210

Destination DCP Processor Number 3617


3514

09/674864

09674864-03004



3701: 2 2-cycle messages



3705: 2 4-cycle messages

Fig. 37

09/674864






Fig. 38

09/674864



Payload bus


Buffer read/write command 3901



Payload bus BTAG command 3915

FOUO "49842960

09/674864



316

Fig. 410

09674864 033001

09/674864

RTOS 4101
BTAG and Buffer Pools 4103

XIP Data Memory 4105


Translation Tables 4107
Packet processor code and Data 4109
Memory Config. Info 4111

229

Fig. 41

09674864-033001

09/674864



Ringbus
Node Interface 4201

Fig. 42

09/16/864

FIG. 43





Fig. 44

[illegible]

09/674864

4603 4605 4607 4609 4611 4613 4615 4617 4619

Pin	Purpose	RMII	OC-3	DS1	DS3	GMII (Tx)	GMII (Rx)	TBI (Tx)	TBI (Rx)	OC-12
CP0_0	outclk	REF_CLK	RCLK_H	TCLK	TCLK	TCLK	nc	TCLK	nc	TCLK
_1	inclk	CRS_DV	RCLK_L	RCLK	RCLK	CRS	nc		nc	TCLK1
_2	data	TXD[0]	TXD_H	TDATA	TDATA	TXD[0]	nc	TXD[0]	nc	TXD[0]
_3	data	TXD[1]	TXD_L	TxFrame	TxFrame	TXD[1]	nc	TXD[1]	nc	TXD[1]
_4	data	RXD[0]	RXD_H	RDATA	RDATA	TXD[2]	nc	TXD[2]	nc	TXD[2]
_5	data	RXD[1]	RXD_L	RxFrame	RxFrame	TXD[3]	nc	TXD[3]	nc	TXD[3]
_6	data	TX_EN	SIGNAL_DET			TX_EN	nc	TXD[8]	nc	
CP1_0	outclk	REF_CLK	RCLK_H	TCLK	TCLK					
_1	inclk	CRS_DV	RCLK_L	RCLK	RCLK	COL	nc			
_2	data	TXD[0]	TXD_H	TDATA	TDATA	TXD[4]	nc	TXD[4]	nc	TXD[4]
_3	data	TXD[1]	TXD_L	TxFrame	TxFrame	TXD[5]	nc	TXD[5]	nc	TXD[5]
_4	data	RXD[0]	RXD_H	RDATA	RDATA	TXD[6]	nc	TXD[6]	nc	TXD[6]
_5	data	RXD[1]	RXD_L	RxFrame	RxFrame	TXD[7]	nc	TXD[7]	nc	TXD[7]
_6	data	TX_EN	SIGNAL_DET			TX_ER	nc	TXD[9]	nc	
CP2_0	outclk	REF_CLK	RCLK_H	TCLK	TCLK					
_1	inclk	CRS_DV	RCLK_L	RCLK	RCLK	nc	RCLK	nc	RCLK	RCLK
_2	data	TXD[0]	TXD_H	TDATA	TDATA	nc	RXD[0]	nc	RXD[0]	RXD[0]
_3	data	TXD[1]	TXD_L	TxFrame	TxFrame	nc	RXD[1]	nc	RXD[1]	RXD[1]
_4	data	RXD[0]	RXD_H	RDATA	RDATA	nc	RXD[2]	nc	RXD[2]	RXD[2]
_5	data	RXD[1]	RXD_L	RxFrame	RxFrame	nc	RXD[3]	nc	RXD[3]	RXD[3]
_6	data	TX_EN	SIGNAL_DET			nc	RX_DV		RXD[8]	FP
CP3_0	outclk	REF_CLK	RCLK_H	TCLK	TCLK					
_1	inclk	CRS_DV	RCLK_L	RCLK	RCLK			nc	RCLKN	
_2	data	TXD[0]	TXD_H	TDATA	TDATA	nc	RXD[4]	nc	RXD[4]	RXD[4]
_3	data	TXD[1]	TXD_L	TxFrame	TxFrame	nc	RXD[5]	nc	RXD[5]	RXD[5]
_4	data	RXD[0]	RXD_H	RDATA	RDATA	nc	RXD[6]	nc	RXD[6]	RXD[6]
_5	data	RXD[1]	RXD_L	RxFrame	RxFrame	nc	RXD[7]	nc	RXD[7]	RXD[7]
_6	data	TX_EN	SIGNAL_DET			nc	RX_ER	nc	RXD[9]	LOCKDET

Fig. 46


4601

TABLE 46-1


09/674864

47 / 47

FIG. 47



4701



4713

Fig. 47